tscircuit/autorouting-dataset-01
This code manages the hardware and electronic components for circuit design and PCB layout, defining components like resistors, capacitors, transistors, connectors, and footprints, and providing tools for component placement, PCB topology, and electrical connections.
- Version
- 1.0.102
- License
- unset
- Stars
- 4
lib/dataset/circuit115.simple-route.json
{
"bounds": {
"minX": -8,
"maxX": 8,
"minY": -5.5,
"maxY": 5.5
},
"obstacles": [
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 3.5845747660529037,
"y": -1.2513009550107066
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_0",
"connectivity_net21",
"source_trace_9",
"source_port_11",
"source_trace_6",
"source_port_6",
"source_trace_5",
"source_port_5",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_smtpad_11",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 3.2486990449892934,
"y": -0.9154252339470966
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_0",
"connectivity_net21",
"source_trace_9",
"source_port_11",
"source_trace_6",
"source_port_6",
"source_trace_5",
"source_port_5",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_smtpad_11",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 4.751300955010707,
"y": -0.08457476605290337
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_1",
"connectivity_net9",
"source_trace_3",
"source_port_3",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3"
]
},
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 4.415425233947096,
"y": 0.2513009550107067
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_1",
"connectivity_net9",
"source_trace_3",
"source_port_3",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 2.0875,
"y": 2.5
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_2",
"connectivity_net19",
"source_trace_8",
"source_port_10",
"source_trace_7",
"source_port_12",
"source_trace_4",
"source_port_4",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 3.9125,
"y": 2.5
},
"width": 1.025,
"height": 1.4,
"connectedTo": [
"pcb_smtpad_3",
"connectivity_net9",
"source_trace_3",
"source_port_3",
"source_trace_0",
"source_port_1",
"source_net_0",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": -1.55
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_4",
"connectivity_net19",
"source_trace_8",
"source_port_10",
"source_trace_7",
"source_port_12",
"source_trace_4",
"source_port_4",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": -2.5
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_5",
"connectivity_net21",
"source_trace_9",
"source_port_11",
"source_trace_6",
"source_port_6",
"source_trace_5",
"source_port_5",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_smtpad_11",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": -3.45
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_6",
"connectivity_net21",
"source_trace_9",
"source_port_11",
"source_trace_6",
"source_port_6",
"source_trace_5",
"source_port_5",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_smtpad_11",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": -3.45
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_7",
"connectivity_net55",
"source_port_7",
"pcb_smtpad_7",
"pcb_port_7"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": -2.5
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_8",
"connectivity_net56",
"source_port_8",
"pcb_smtpad_8",
"pcb_port_8"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": -1.55
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_9",
"connectivity_net57",
"source_port_9",
"pcb_smtpad_9",
"pcb_port_9"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": 2.45
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_10",
"connectivity_net19",
"source_trace_8",
"source_port_10",
"source_trace_7",
"source_port_12",
"source_trace_4",
"source_port_4",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": 1.5
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_11",
"connectivity_net21",
"source_trace_9",
"source_port_11",
"source_trace_6",
"source_port_6",
"source_trace_5",
"source_port_5",
"source_trace_1",
"source_port_0",
"source_net_1",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_5",
"pcb_port_5",
"pcb_smtpad_6",
"pcb_port_6",
"pcb_smtpad_11",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -4.3,
"y": 0.55
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_12",
"connectivity_net19",
"source_trace_8",
"source_port_10",
"source_trace_7",
"source_port_12",
"source_trace_4",
"source_port_4",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_smtpad_2",
"pcb_port_2",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_10",
"pcb_port_10",
"pcb_smtpad_12",
"pcb_port_12"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": 0.55
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_13",
"connectivity_net58",
"source_port_13",
"pcb_smtpad_13",
"pcb_port_13"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": 1.5
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_14",
"connectivity_net59",
"source_port_14",
"pcb_smtpad_14",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.7,
"y": 2.45
},
"width": 1,
"height": 0.7,
"connectedTo": [
"pcb_smtpad_15",
"connectivity_net60",
"source_port_15",
"pcb_smtpad_15",
"pcb_port_15"
]
}
],
"connections": [
{
"name": "source_net_0",
"pointsToConnect": [
{
"x": 4.5833630944789014,
"y": 0.08336309447890167,
"layer": "top",
"pointId": "pcb_port_1",
"pcb_port_id": "pcb_port_1"
},
{
"x": 3.9125,
"y": 2.5,
"layer": "top",
"pointId": "pcb_port_3",
"pcb_port_id": "pcb_port_3"
}
]
},
{
"name": "source_net_1",
"pointsToConnect": [
{
"x": 3.4166369055210986,
"y": -1.0833630944789017,
"layer": "top",
"pointId": "pcb_port_0",
"pcb_port_id": "pcb_port_0"
},
{
"x": -4.3,
"y": -2.5,
"layer": "top",
"pointId": "pcb_port_5",
"pcb_port_id": "pcb_port_5"
},
{
"x": -4.3,
"y": -3.45,
"layer": "top",
"pointId": "pcb_port_6",
"pcb_port_id": "pcb_port_6"
},
{
"x": -4.3,
"y": 1.5,
"layer": "top",
"pointId": "pcb_port_11",
"pcb_port_id": "pcb_port_11"
}
]
},
{
"name": "source_net_2",
"pointsToConnect": [
{
"x": 2.0875,
"y": 2.5,
"layer": "top",
"pointId": "pcb_port_2",
"pcb_port_id": "pcb_port_2"
},
{
"x": -4.3,
"y": -1.55,
"layer": "top",
"pointId": "pcb_port_4",
"pcb_port_id": "pcb_port_4"
},
{
"x": -4.3,
"y": 0.55,
"layer": "top",
"pointId": "pcb_port_12",
"pcb_port_id": "pcb_port_12"
},
{
"x": -4.3,
"y": 2.45,
"layer": "top",
"pointId": "pcb_port_10",
"pcb_port_id": "pcb_port_10"
}
]
}
],
"layerCount": 2,
"minTraceWidth": 0.15
}
Related Packages
More from this authortscircuit/dataset-srj12-bus-routingThe code defines electronic circuit diagrams featuring PCB layouts with USB-C, HDMI, and general-purpose chips, connecting their pins with traces, component footprints, and annotations for hardware design.
Similar package0hmX/esp32-s3-usb-webcam-ov2640This code defines and integrates a variety of surface-mount, through-hole, and connector hardware components (including microcontrollers, regulators, resistors, capacitors, and connectors) into a PCB design framework, enabling schematic symbol creation, footprint definition, and automated routing within an electronic circuit layout.
Discover something newastra-abse/t113-s3Allwinner T113-S3 fanout from JLCPCB C5197687: 128 verified escapes, LCD top, storage right; reusable T113S3Module with clean DRC and shorts checks.