tscircuit/autorouting-dataset-01
This code manages the hardware and electronic components for circuit design and PCB layout, defining components like resistors, capacitors, transistors, connectors, and footprints, and providing tools for component placement, PCB topology, and electrical connections.
- Version
- 1.0.102
- License
- unset
- Stars
- 4
lib/dataset/circuit012.simple-route.json
{
"bounds": {
"minX": -11,
"maxX": 11,
"minY": -11,
"maxY": 11
},
"obstacles": [
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 1.7750028000000384,
"y": -0.9999979999998914
},
"width": 1.1999975999999999,
"height": 1.1999975999999999,
"connectedTo": [
"pcb_smtpad_0",
"connectivity_net26",
"source_trace_11",
"source_port_11",
"source_trace_9",
"source_port_9",
"source_trace_6",
"source_port_6",
"source_trace_3",
"source_port_3",
"source_net_3",
"pcb_plated_hole_3",
"pcb_port_3",
"pcb_smtpad_0",
"pcb_port_6",
"pcb_smtpad_3",
"pcb_port_9",
"pcb_smtpad_5",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.5750031999999692,
"y": 0.008890000000064902
},
"width": 1.5999967999999998,
"height": 1.499997,
"connectedTo": [
"pcb_smtpad_1",
"connectivity_net18",
"source_trace_7",
"source_port_7",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_plated_hole_1",
"pcb_port_1",
"pcb_smtpad_1",
"pcb_port_7"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 1.7750028000000384,
"y": 0.999998000000005
},
"width": 1.1999975999999999,
"height": 1.1999975999999999,
"connectedTo": [
"pcb_smtpad_2",
"connectivity_net32",
"source_trace_14",
"source_port_14",
"source_trace_10",
"source_port_10",
"source_trace_8",
"source_port_8",
"source_trace_5",
"source_port_5",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_plated_hole_2",
"pcb_port_2",
"pcb_plated_hole_5",
"pcb_port_5",
"pcb_smtpad_2",
"pcb_port_8",
"pcb_smtpad_4",
"pcb_port_10",
"pcb_smtpad_8",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 5.175,
"y": -1
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_3",
"connectivity_net26",
"source_trace_11",
"source_port_11",
"source_trace_9",
"source_port_9",
"source_trace_6",
"source_port_6",
"source_trace_3",
"source_port_3",
"source_net_3",
"pcb_plated_hole_3",
"pcb_port_3",
"pcb_smtpad_0",
"pcb_port_6",
"pcb_smtpad_3",
"pcb_port_9",
"pcb_smtpad_5",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_3",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 6.825,
"y": -1
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_4",
"connectivity_net32",
"source_trace_14",
"source_port_14",
"source_trace_10",
"source_port_10",
"source_trace_8",
"source_port_8",
"source_trace_5",
"source_port_5",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_plated_hole_2",
"pcb_port_2",
"pcb_plated_hole_5",
"pcb_port_5",
"pcb_smtpad_2",
"pcb_port_8",
"pcb_smtpad_4",
"pcb_port_10",
"pcb_smtpad_8",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_4",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -6.825,
"y": -1
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_5",
"connectivity_net26",
"source_trace_11",
"source_port_11",
"source_trace_9",
"source_port_9",
"source_trace_6",
"source_port_6",
"source_trace_3",
"source_port_3",
"source_net_3",
"pcb_plated_hole_3",
"pcb_port_3",
"pcb_smtpad_0",
"pcb_port_6",
"pcb_smtpad_3",
"pcb_port_9",
"pcb_smtpad_5",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_4",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -5.175,
"y": -1
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_6",
"connectivity_net31",
"source_trace_13",
"source_trace_12",
"source_port_12",
"source_port_13",
"pcb_smtpad_6",
"pcb_port_12",
"pcb_smtpad_7",
"pcb_port_13"
]
},
{
"componentId": "pcb_component_5",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -6.825,
"y": -5
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_7",
"connectivity_net31",
"source_trace_13",
"source_trace_12",
"source_port_12",
"source_port_13",
"pcb_smtpad_6",
"pcb_port_12",
"pcb_smtpad_7",
"pcb_port_13"
]
},
{
"componentId": "pcb_component_5",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -5.175,
"y": -5
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_8",
"connectivity_net32",
"source_trace_14",
"source_port_14",
"source_trace_10",
"source_port_10",
"source_trace_8",
"source_port_8",
"source_trace_5",
"source_port_5",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_plated_hole_2",
"pcb_port_2",
"pcb_plated_hole_5",
"pcb_port_5",
"pcb_smtpad_2",
"pcb_port_8",
"pcb_smtpad_4",
"pcb_port_10",
"pcb_smtpad_8",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_0",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 2.54,
"y": 8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_0",
"connectivity_net12",
"source_trace_4",
"source_port_4",
"source_trace_0",
"source_port_0",
"source_net_0",
"pcb_plated_hole_0",
"pcb_port_0",
"pcb_plated_hole_4",
"pcb_port_4"
]
},
{
"componentId": "pcb_component_0",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 0,
"y": 8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_1",
"connectivity_net18",
"source_trace_7",
"source_port_7",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_plated_hole_1",
"pcb_port_1",
"pcb_smtpad_1",
"pcb_port_7"
]
},
{
"componentId": "pcb_component_0",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -2.54,
"y": 8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_2",
"connectivity_net32",
"source_trace_14",
"source_port_14",
"source_trace_10",
"source_port_10",
"source_trace_8",
"source_port_8",
"source_trace_5",
"source_port_5",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_plated_hole_2",
"pcb_port_2",
"pcb_plated_hole_5",
"pcb_port_5",
"pcb_smtpad_2",
"pcb_port_8",
"pcb_smtpad_4",
"pcb_port_10",
"pcb_smtpad_8",
"pcb_port_14"
]
},
{
"componentId": "pcb_component_1",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": -2.54,
"y": -8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_3",
"connectivity_net26",
"source_trace_11",
"source_port_11",
"source_trace_9",
"source_port_9",
"source_trace_6",
"source_port_6",
"source_trace_3",
"source_port_3",
"source_net_3",
"pcb_plated_hole_3",
"pcb_port_3",
"pcb_smtpad_0",
"pcb_port_6",
"pcb_smtpad_3",
"pcb_port_9",
"pcb_smtpad_5",
"pcb_port_11"
]
},
{
"componentId": "pcb_component_1",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 0,
"y": -8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_4",
"connectivity_net12",
"source_trace_4",
"source_port_4",
"source_trace_0",
"source_port_0",
"source_net_0",
"pcb_plated_hole_0",
"pcb_port_0",
"pcb_plated_hole_4",
"pcb_port_4"
]
},
{
"componentId": "pcb_component_1",
"type": "oval",
"layers": [
"top",
"inner1",
"inner2",
"bottom"
],
"center": {
"x": 2.54,
"y": -8
},
"width": 1.7,
"height": 1.7,
"connectedTo": [
"pcb_plated_hole_5",
"connectivity_net32",
"source_trace_14",
"source_port_14",
"source_trace_10",
"source_port_10",
"source_trace_8",
"source_port_8",
"source_trace_5",
"source_port_5",
"source_trace_2",
"source_port_2",
"source_net_2",
"pcb_plated_hole_2",
"pcb_port_2",
"pcb_plated_hole_5",
"pcb_port_5",
"pcb_smtpad_2",
"pcb_port_8",
"pcb_smtpad_4",
"pcb_port_10",
"pcb_smtpad_8",
"pcb_port_14"
]
}
],
"connections": [
{
"name": "source_trace_12",
"source_trace_id": "source_trace_12",
"pointsToConnect": [
{
"x": -5.175,
"y": -1,
"layer": "top",
"pointId": "pcb_port_12",
"pcb_port_id": "pcb_port_12"
},
{
"x": -6.825,
"y": -5,
"layer": "top",
"pointId": "pcb_port_13",
"pcb_port_id": "pcb_port_13"
}
]
},
{
"name": "source_trace_13",
"source_trace_id": "source_trace_13",
"pointsToConnect": [
{
"x": -6.825,
"y": -5,
"layer": "top",
"pointId": "pcb_port_13",
"pcb_port_id": "pcb_port_13"
},
{
"x": -5.175,
"y": -1,
"layer": "top",
"pointId": "pcb_port_12",
"pcb_port_id": "pcb_port_12"
}
]
},
{
"name": "source_net_0",
"pointsToConnect": [
{
"x": 2.54,
"y": 8,
"layer": "top",
"pointId": "pcb_port_0",
"pcb_port_id": "pcb_port_0"
},
{
"x": 0,
"y": -8,
"layer": "top",
"pointId": "pcb_port_4",
"pcb_port_id": "pcb_port_4"
}
]
},
{
"name": "source_net_1",
"pointsToConnect": [
{
"x": 0,
"y": 8,
"layer": "top",
"pointId": "pcb_port_1",
"pcb_port_id": "pcb_port_1"
},
{
"x": -1.5750031999999692,
"y": 0.008890000000064902,
"layer": "top",
"pointId": "pcb_port_7",
"pcb_port_id": "pcb_port_7"
}
]
},
{
"name": "source_net_2",
"pointsToConnect": [
{
"x": -2.54,
"y": 8,
"layer": "top",
"pointId": "pcb_port_2",
"pcb_port_id": "pcb_port_2"
},
{
"x": 2.54,
"y": -8,
"layer": "top",
"pointId": "pcb_port_5",
"pcb_port_id": "pcb_port_5"
},
{
"x": 1.7750028000000384,
"y": 0.999998000000005,
"layer": "top",
"pointId": "pcb_port_8",
"pcb_port_id": "pcb_port_8"
},
{
"x": 6.825,
"y": -1,
"layer": "top",
"pointId": "pcb_port_10",
"pcb_port_id": "pcb_port_10"
},
{
"x": -5.175,
"y": -5,
"layer": "top",
"pointId": "pcb_port_14",
"pcb_port_id": "pcb_port_14"
}
]
},
{
"name": "source_net_3",
"pointsToConnect": [
{
"x": -2.54,
"y": -8,
"layer": "top",
"pointId": "pcb_port_3",
"pcb_port_id": "pcb_port_3"
},
{
"x": 1.7750028000000384,
"y": -0.9999979999998914,
"layer": "top",
"pointId": "pcb_port_6",
"pcb_port_id": "pcb_port_6"
},
{
"x": 5.175,
"y": -1,
"layer": "top",
"pointId": "pcb_port_9",
"pcb_port_id": "pcb_port_9"
},
{
"x": -6.825,
"y": -1,
"layer": "top",
"pointId": "pcb_port_11",
"pcb_port_id": "pcb_port_11"
}
]
}
],
"layerCount": 2,
"minTraceWidth": 0.15
}
Related Packages
More from this authortscircuit/dataset-srj12-bus-routingThe code defines electronic circuit diagrams featuring PCB layouts with USB-C, HDMI, and general-purpose chips, connecting their pins with traces, component footprints, and annotations for hardware design.
Similar package0hmX/esp32-s3-usb-webcam-ov2640This code defines and integrates a variety of surface-mount, through-hole, and connector hardware components (including microcontrollers, regulators, resistors, capacitors, and connectors) into a PCB design framework, enabling schematic symbol creation, footprint definition, and automated routing within an electronic circuit layout.
Discover something newastra-abse/t113-s3Allwinner T113-S3 fanout from JLCPCB C5197687: 128 verified escapes, LCD top, storage right; reusable T113S3Module with clean DRC and shorts checks.