astra-abse/t113-s3
Allwinner T113-S3 / JLCPCB C5197687: native saved fanout, LCD top, storage right, 127 perimeter exits, 30 decoupling capacitors, connected GND planes; clean DRC and shorts, all 29 vias connected.
- Version
- 1.2.0
- License
- MIT
- Stars
- 0
dist/index/ground-bottom.png
PCB
Schematic
A text preview is not available for this file.
Related Packages
Similar packageliammcg/BayFinder_V1_REVC_ESP32_CARRIERThis design implements a control PCB assembly featuring multiple headers (J1–J4) for ESP32-S3 module connection, integrated USB Type-B and A connectors (J5, J6) for power and data, a protected 5V power circuitry with fuses and TVS diode, an onboard SSD1306 OLED display (J8), and mechanical DIN-rail mounting holes, all interconnected with signal traces, ground pours, and test points.
Discover something newastra/f1c100sThe code defines a detailed schematic representation and footprint for an F1C100S chip, including pin labels, electrical attributes, and 3D models for placement on a PCB.